Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling

English | 2014 | ISBN: 978-1461494041 | 156 Pages | PDF | 10 MB

This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.